V612: 128 or 256 Independent Narrowband Digital Receiver Channels with FFT, based on one or two X6-250M & ePC-Duo

20 Years Experience

ePC-Duo embedded pc with dual XMC sites, 10G ethernet, SATA etc
http://www.innovative-dsp.com/

Ready programmed Narrowband Digital Receiver Instrument based on X6-250M.

FAQ
Made in USA, sold and supported in UK.
Components
  • Signup for product news



  • Intel i7 Quad Core, 16 GB RAM, 240 GB SSD, dual 10 GbE, Win 7 Pro 64-bit
  • Two, independent XMC module sites
  • Sustained logging rate up-to 2,000 MByte/s

Per-Module Features

  • Eight 14-bit, 250 MHz ADCs
  • Analog bandwidth: 1 – 400 MHz (AC Coupled)
  • Xilinx Virtex-6 SX475T-2 FPGA
  • Embedded power meter
  • PCI Express Gen 1 (1,300 MByte/s)

Digital Down-Converter (DDC)

  • 128 DDC channels (8 banks x 16 channels)
  • Programmable tuner: 1 – 250 MHz; resolution
    0.0582 Hz
  • Programmable bandwidth: 10 – 800 KHz
  • DDC outputs SNR > 64 dB; SFDR > 70 dB
  • Spectrum inversion for ADC under-sampling
  • Support synchronous down-sampling on multiple channels and modules using external clock/trigger
  • Synchronous VITA-49 timestamp

Spectrum Analyzer

  • Single wide-band/narrow-band 32K points FFT
  • Eight Windowing available
  • Programmable FFT update rate
  • Programmable maximum hold mode
  • Threshold limited spectrum monitoring up-to 512 bins

The V612 Digital Receiver supports one or two plug-in X6-250M modules, each providing up to 128 independent channels of DDC and one spectrum analyzer embedded in a Xilinx Virtex 6 FPGA. It supports monitoring and/or recording of wide- or narrow-band spectra or channelized IF band data. The receiver supports contiguous recording at 2,000 MByte/s until running out of disk space.

Eight DDC banks, each supporting 16 channels, support monitoring of 128 DDC channels per single module. Each DDC bank can select its own ADC and decimation rate; each DDC channel has its own programmable tuner and programmable low-pass filtering supporting output bandwidth up-to 800 KHz. The data is packetized in VITA-49 format with accurate timestamps, synchronous to an external PPS signal. An embedded, digital power meter monitors the power (dBFS) of any ADC input, supporting analog gain control of optional, user-supplied external front-end devices.

The spectrum analyzer, which supports windowing, calculates the wide-band spectrum of raw ADC data or the narrow-band spectrum of the cooked DDC output data at a programmable update rate. A programmable peak hold feature may be enabled to latch transient activity in the spectrum and the programmable threshold monitoring spectrum feature tracks spectral activities of up-to 512 bins.

A development kit is available to support creation of custom instrumentation. Users can insert custom-made VHDL cores into the supplied Framework to create advanced applications.

  • Analogue to Digital Converter(s) = Linear Tech LTC2157-14 or LTC2158-14
  • FPGA = Xilinx Virtex6
  • Digital to Analogue = N/A
  • Digital Receiver/Recorder
  • Spectrum Analysis
  • Surveillance
  • Software Defined Radio